|
The timers support the following features:
* w1 k" V. x; U2 P• Configurable as single 64-bit timer or two 32-bit timers
3 Y. w' y/ r7 l5 s( Y# e& V6 B• Period timeouts generate interrupts, DMA events or external pin events
) _, @ J" a; V/ ^" v& X• 8 32-bit compare registers j F# l3 A" }) F. c
• Compare matches generate interrupt events
3 h4 |) c. S4 J) ~7 [• Capture capability
) {! ^( |2 N1 r/ Z. S9 r• 64-bit Watchdog capability (Timer64P1 only)" o3 R2 \2 j+ V6 |/ n
3 d9 ]1 B. A7 O/ z* A
/*6 K# T ?1 |' t$ _2 R) \
* T0_BOT: Timer 0, bottom : Used for clock_event
( C# Q6 @: a6 _9 K * T0_TOP: Timer 0, top : Used for clocksource
' V, N# x, A7 L5 ?; \ * T1_BOT, T1_TOP: Timer 1, bottom & top: Used for watchdog timer
5 Q: N- M8 d- ~6 t */ |
|