|
4 V1 ^7 Z# v2 [% y) }4 _
寄存器初始化那里就给出来了啊,如果DSP要发数据给FPGA, 那么CLOCK是由DSP去控制的,如果DSP要接收FPGA的数据,则CLOCK是由FPGA控制的,START跟ENABLE信号是用来控制发送使能的。这是我的初始化配置(我是用8位宽度通信的,对于DSP来说,B是发送,A是接收):7 n6 d0 O' C9 ~$ ~; a, [
static void UPPInit(void)
2 h4 t; a+ R/ H" g7 J8 B{! M4 a# N) G# B
unsigned int temp_reg = 0;! X0 r8 Q# s8 m, V% V
0 g7 p! N$ q% M4 N // Channel B params1 h" C& ]" b6 P0 T
CSL_FINST(temp_reg, UPP_UPCTL_DPFB, LJZF); //Left-justified, zero filled
4 G2 W% j& N! r* ]: `5 h( q CSL_FINST(temp_reg, UPP_UPCTL_IWB, 8BIT); //8-bit interface5 _- D. J, w. u; [1 \1 d
CSL_FINST(temp_reg, UPP_UPCTL_DPWB, FULL); //Channel B bit width = 81 `) R( X; J5 |- R
CSL_FINST(temp_reg, UPP_UPCTL_DRB, SINGLE); //Single data rate
5 F7 F) O/ W$ {
2 \- a! O3 x) k5 Q. R7 D // Channel A params% U% d: T% t! d
CSL_FINST(temp_reg, UPP_UPCTL_DPFA, LJZF); //Left-justified, zero filled
1 w+ D# r u, S0 A0 F, `. ? CSL_FINST(temp_reg, UPP_UPCTL_IWA, 8BIT); //8-bit interface' ?2 l- c6 c+ ]( C/ X
CSL_FINST(temp_reg, UPP_UPCTL_DPWA, FULL); //Channel A bit width = 8; k4 b9 t( y, |8 v4 ^, x
CSL_FINST(temp_reg, UPP_UPCTL_DRA, SINGLE); //Single data rate
- c- w; b5 e8 o+ A s- O" [; @( `% F, y1 Q& Q( e/ f) F* C4 o8 z5 Y
CSL_FINST(temp_reg, UPP_UPCTL_CHN, TWO); //Channel A and Channel B are both active.
) N6 K3 z1 w) g9 K1 q( U+ i CSL_FINST(temp_reg, UPP_UPCTL_MODE, DUPLEX0); //Channel B transmit Channel A receive
+ g3 W1 L$ _" q/ d& B" ^
+ e$ S1 y- e) k3 n' i) W3 r upp_reg_hdl->UPCTL = temp_reg;
- J% K( L# q3 F; L! h- P, X3 U+ R3 v+ _7 D$ y! W0 o
temp_reg = 0;
8 C* S- t% O3 b0 u3 Z8 o4 v2 h" u6 v) h( w/ v% Z- j
// Channel A params. }6 L. X+ e5 z* L$ f
//CSL_FINST(temp_reg, UPP_UPICR_TRISA, ENABLE); //Channel A data pins are in a high-impedance state while idle( `/ O7 r( V N; {; _
//CSL_FINS(temp_reg, UPP_UPICR_CLKDIVA, UPP_CLOCK_DIV); //Clock divisor
( {5 X+ b6 l& c! o* Q& |, V CSL_FINST(temp_reg, UPP_UPICR_STARTA, ENABLE); //Channel A START Signal Enable.
& M$ N3 _+ x. w5 w! [; I CSL_FINST(temp_reg, UPP_UPICR_ENAA, ENABLE); //Channel A ENABLE Signal Enable* A' W3 a7 J. \7 Q
! M. }4 a# e2 [2 l // Channel B params) ?! R+ s+ S( N! T7 g/ ]5 E
CSL_FINS(temp_reg, UPP_UPICR_CLKDIVB, UPP_CLOCK_DIV);2 T$ p/ s& ?, ?! S8 D
CSL_FINST(temp_reg, UPP_UPICR_STARTB, ENABLE); //Channel B START Signal Enable.
' z2 p" {' v$ s m$ k' `+ ] CSL_FINST(temp_reg, UPP_UPICR_ENAB, ENABLE); //Channel B ENABLE Signal Enable& B, Q# }1 g; Y+ L' k
4 S7 h. x9 }9 H$ c9 g4 L$ j2 R7 ^ upp_reg_hdl->UPICR = temp_reg;0 r9 A; X H7 k; e& y* }
4 H2 Q" N$ Q, ?9 G* p) _ //temp_reg = 0;; Y5 O2 \- |( L* U5 a
& N- L, T9 L4 L( _7 n //CSL_FINS(temp_reg, UPP_UPIVR_VALB, 0x7b7b); //Channel B idle value( M: F9 W1 }8 ^! H, S/ J, W
//CSL_FINS(temp_reg, UPP_UPIVR_VALA, 0x7f7f); //Channel A idle value, M- z$ y$ Z' j0 f t4 b
2 `+ q# [2 l6 O+ B2 {5 [# K9 R" D, b
//upp_reg_hdl->UPIVR = temp_reg;& |4 Y# c$ g* K u
& T3 u0 t$ k- ` y5 a+ I //temp_reg = 0;
: G/ t* b( M5 R0 W& k! R* j2 |1 P0 r7 v
//CSL_FINST(temp_reg, UPP_UPTCR_RDSIZEI, 256B); //set 256B DMA I
1 _6 m/ G/ ~. t+ W //upp_reg_hdl->UPTCR = temp_reg;
+ c0 [; Q, m, p6 \/ C" k a; D/ ~4 `4 ~6 ~ Q# L1 ?- M
//temp_reg = 0;
; T2 K% G" K6 L$ Q9 { //CSL_FINST(temp_reg, UPP_UPDLB_BA, ENABLE); //B to A loopback mode enable6 Z( Q+ i& M/ M3 b" p
//upp_reg_hdl->UPDLB = temp_reg;
$ V4 U# ]8 b! o7 `; P
& {4 N: S5 Q( K# y Y} |
|