|
. X1 d3 ?! O/ i3 E& l寄存器初始化那里就给出来了啊,如果DSP要发数据给FPGA, 那么CLOCK是由DSP去控制的,如果DSP要接收FPGA的数据,则CLOCK是由FPGA控制的,START跟ENABLE信号是用来控制发送使能的。这是我的初始化配置(我是用8位宽度通信的,对于DSP来说,B是发送,A是接收):5 O8 \( Y m% F; {
static void UPPInit(void)
- n& X7 S9 X \{5 T. C, P" W1 @0 j" k
unsigned int temp_reg = 0;& x r, |1 c+ z0 E8 J7 n
1 f; s5 h" _, Y; q) v
// Channel B params
' |/ R& H/ Q/ x# N CSL_FINST(temp_reg, UPP_UPCTL_DPFB, LJZF); //Left-justified, zero filled5 P) {3 ?& ]; q: c" u
CSL_FINST(temp_reg, UPP_UPCTL_IWB, 8BIT); //8-bit interface
: Q r' P7 Z; Y/ K8 I- d CSL_FINST(temp_reg, UPP_UPCTL_DPWB, FULL); //Channel B bit width = 8
7 m( h4 A+ V* Q! n7 j# E CSL_FINST(temp_reg, UPP_UPCTL_DRB, SINGLE); //Single data rate/ X+ S! I( S) ^; {
$ x& }% H, J' P, F+ e
// Channel A params( Y" ?# J4 T( k) [
CSL_FINST(temp_reg, UPP_UPCTL_DPFA, LJZF); //Left-justified, zero filled, e6 \' |1 \7 U4 B4 O) i
CSL_FINST(temp_reg, UPP_UPCTL_IWA, 8BIT); //8-bit interface: q/ `% ^$ Q3 F; x
CSL_FINST(temp_reg, UPP_UPCTL_DPWA, FULL); //Channel A bit width = 8; U$ J/ q5 X, i' M
CSL_FINST(temp_reg, UPP_UPCTL_DRA, SINGLE); //Single data rate% U. P e2 K; t) S; ~ ^
B) W# l/ h! i' u CSL_FINST(temp_reg, UPP_UPCTL_CHN, TWO); //Channel A and Channel B are both active.
' U( k9 S5 O2 } CSL_FINST(temp_reg, UPP_UPCTL_MODE, DUPLEX0); //Channel B transmit Channel A receive6 Z, ^4 G7 f( B+ K: F: n: o
! @5 F$ [9 C, V6 d3 }; R3 P" k
upp_reg_hdl->UPCTL = temp_reg;4 ?# H8 S) V- s- S1 b
+ |; M; n" ^0 O temp_reg = 0; 1 L, U' r8 Y4 b$ l$ M, {; [, p' B( ~/ H
" h1 h* a5 a1 v // Channel A params
7 `+ O- U, H) U8 Y) @& ~2 n0 x% @ //CSL_FINST(temp_reg, UPP_UPICR_TRISA, ENABLE); //Channel A data pins are in a high-impedance state while idle, ^# k% s; e4 [1 i4 S. M# s
//CSL_FINS(temp_reg, UPP_UPICR_CLKDIVA, UPP_CLOCK_DIV); //Clock divisor
- ~6 e% K8 E0 j. c: m CSL_FINST(temp_reg, UPP_UPICR_STARTA, ENABLE); //Channel A START Signal Enable., i4 K( l5 j$ l+ C8 J0 h
CSL_FINST(temp_reg, UPP_UPICR_ENAA, ENABLE); //Channel A ENABLE Signal Enable! {- u Q0 i* {+ b# x# f9 j
' a( g/ r% _9 a" U0 i6 s
// Channel B params
6 a R# ^( r4 y; a; D( G! g3 f CSL_FINS(temp_reg, UPP_UPICR_CLKDIVB, UPP_CLOCK_DIV);
2 v& ]7 O$ V1 {- I" r3 e CSL_FINST(temp_reg, UPP_UPICR_STARTB, ENABLE); //Channel B START Signal Enable.
+ P5 b, P" R0 v9 a' @ CSL_FINST(temp_reg, UPP_UPICR_ENAB, ENABLE); //Channel B ENABLE Signal Enable! S0 h! U4 Z; Z. { r% b, }6 O A
; ^+ C u0 f1 w2 ~7 \. S
upp_reg_hdl->UPICR = temp_reg;
# a% t+ u& [6 z/ L8 ^5 Q/ E# }6 a. @& r+ s9 ^- h7 U
//temp_reg = 0;9 x" A) m% ^+ i$ d7 X
8 h7 O! m( x5 |* Z" ] //CSL_FINS(temp_reg, UPP_UPIVR_VALB, 0x7b7b); //Channel B idle value! k7 S$ T3 ?! ?/ ?8 m' I3 c# b+ ^
//CSL_FINS(temp_reg, UPP_UPIVR_VALA, 0x7f7f); //Channel A idle value
$ w# @4 J' {7 H/ D! _5 X/ e+ B) q# r( h" o6 O* |
//upp_reg_hdl->UPIVR = temp_reg;1 Y* L. Q* ?% I8 U2 O C. f
$ X8 y; T8 [1 n& @2 ]. \- ]+ j //temp_reg = 0;
5 D, r4 l, \0 v
8 i7 |6 v+ z6 G* e& [0 [ //CSL_FINST(temp_reg, UPP_UPTCR_RDSIZEI, 256B); //set 256B DMA I
$ [$ w# a" a$ Z/ W //upp_reg_hdl->UPTCR = temp_reg;
( ?* g2 L! ?9 c9 j' H% w; [' q
' @+ @" v5 w) w //temp_reg = 0;
0 M8 }4 e# L' o# i1 W) E1 P2 a5 P //CSL_FINST(temp_reg, UPP_UPDLB_BA, ENABLE); //B to A loopback mode enable% S, _2 Y/ T! t2 i
//upp_reg_hdl->UPDLB = temp_reg;* i( O( [5 w% N, X
+ n; ~ W2 x! h% |5 \( h/ v
} |
|